Yahoo Answers is shutting down on May 4th, 2021 (Eastern Time) and beginning April 20th, 2021 (Eastern Time) the Yahoo Answers website will be in read-only mode. There will be no changes to other Yahoo properties or services, or your Yahoo account. You can find more information about the Yahoo Answers shutdown and how to download your data on this help page.
Trending News
From NMOS input stage and resistive loads to PMOS input stage and resistive loads?
Dear All,
The following is Differential Amplifier with Resistive Load with NMOS input stage and resistive load . How to use the same simulated method to simulate a differential pair with PMOS input stage and resistive load with Vdd=2.5V, Vss= -2.5V and Vo=0V ?
Differential Amplifier with Resistive Loads
* Set options
.option post probe
* Element Statements
vdd vdd 0 2.5
vss vss 0 -2.5
m1 vout- vin+ 1 vss cmosn w=100u l=1.0u
m2 vout+ vin- 1 vss cmosn w=100u l=1.0u
r1 vdd vout- 50k
r2 vdd vout+ 50k
i1 1 vss 100u
e1 vin+ 2 3 vss 0.5
e2 vin- 2 3 vss -0.5
vcm 2 vss 2.5
vs 3 vss dc=0
* Control statements
.dc vs -0.5 0.5 0.01
.probe v(vout+,vout-)
.tf v(vout+,vout-) vs
.op
* Include device model with filename "cmos05.mod"
.include cmos05.mod
.end
1 Answer
- Anonymous1 decade agoFavorite Answer
step into the 21st century and get software that generates a netlist from a drawn schematic.