Yahoo Answers is shutting down on May 4th, 2021 (Eastern Time) and beginning April 20th, 2021 (Eastern Time) the Yahoo Answers website will be in read-only mode. There will be no changes to other Yahoo properties or services, or your Yahoo account. You can find more information about the Yahoo Answers shutdown and how to download your data on this help page.

The CS stage depicted in figure below, must achieve a voltage gain AV of 15 at a bias current Id = 0.4 mA. If?

The CS stage depicted in figure below, must achieve a voltage gain AV of 15 at a bias current Id = 0.4 mA. If λ1= 0.17V-1 and λ2 = 0.08V-1, determine the required value of W2 in nano meter when L is 90nm.Assume Vdd = 1.1V, µn*cox = 151µVA/V2 , µp*cox = 73µVA/V2 and Vth = 338mV.

Keep answer up to 3 decimal places

the circuit is

pmos on top of nmos vout is between.... the 2 vbias on gate of nmos and vdd on gate of pmos

i want to check my answer....

1 Answer

Relevance
Still have questions? Get your answers by asking now.